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Abstract This work presents a technique for the on-
chip generation of analog sinusoidal signals with high
spectral quality and reduced circuitry resources. The
proposed generation technique consists of a modified
low-order analog filter, that provides a sinusoidal out-
put as response to a DC input, combined with a har-
monic cancellation strategy to improve the linearity of
the generated signal. The proposed generator has the
attributes of digital programming and control, low area
overhead, and low design effort, which make this ap-
proach very suitable as test stimulus generator for built-
in test applications. An integrated prototype designed
in a 180nm CMOS technology is presented in order to
show the feasibility of the technique. Results obtained
from the prototype show a THD around −80dB.
Keywords On-chip signal generators · On-chip sine-
wave generators · Harmonic cancellation · Analog
BIST · Mixed-signal BIST
1 Introduction
Nowadays, commercial trends in the IC industry, in-
cluding telecommunications, multimedia, instrumenta-
tion, automotive, etc. are driving the integration of
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complex mixed-signal electronics systems consisting of
tightly integrated analog, mixed-signal, RF, and dig-
ital circuitry onto a single IC substrate. Despite this
increase in complexity, design and manufacturing costs
have remained reasonably contained due to steady de-
velopments in design tools and technological advances.
However, in this evolution there is a simultaneous in-
crease in the cost of testing and diagnosing these devices
in such a way that test is becoming a dominant factor
in overall production cost [13].
Usually, the main test difficulties in a complex mixed-
signal IC are due to the test of non-digital parts. Tradi-
tional specification-based tests of analog, mixed-signal
and RF embedded blocks are costly and time-consuming
procedures, that require dedicated test access to inter-
nal nodes of the system, and expensive Automated Test
Equipment. Moreover, they demand high quality input
stimuli, high data volume acquisition, high processing
capability, etc.
A promising solution to these pressing issues is the
development of analog and mixed-signal BIST. BIST
techniques are aimed at moving some of the ATE func-
tionality into the DUT, reducing this way the complex-
ity –and hence the cost– of the external tester. In this
framework, the generation of spectrally pure sinusoidal
signals has a wide variety of potential applications in
the field of analog and mixed-signal testing. In fact,
most of the analog and mixed-signal subsystems in a
SoC, such as analog filters, A/D converters, signal con-
ditioners, etc, can be characterized by applying a si-
nusoidal test stimulus and analyzing the response. For
that purpose, the applied stimulus must exhibit higher
linearity than the DUT and be able to sweep its entire
input range. Providing an efficient method for the on-
chip generation of such a stimulus can be identified as a
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Fig. 1 a) Typical closed-loop sinusoidal signal generator; b)
Typical open-loop sinusoidal signal generator
key point to extend many test programs to a full-BIST
scheme.
This work addresses this objective and presents an
efficient on-chip sinewave generation technique. It con-
sists of a modified analog filter that outputs a sinusoidal
signal as response to a DC excitation, combined with a
very simple harmonic cancellation technique.
This paper is organized as follows. Section 2 reviews
briefly some previous strategies for sine-wave gener-
ation. Section 3 presents the theoretical basis of the
proposed generation technique, and then Section 4 dis-
cusses its practical implementation. Section 5 details
the design of a demonstrator prototype in a 180nm
CMOS technology, while Section 6 provides some rele-
vant results to assess the performance of the prototype
and compares it to current state-of-the-art. Finally, Sec-
tion 7 summarizes the main contributions of this work.
2 Previous works
Analog test stimulus generation for BIST applications
is still an open research topic in the test community.
Indeed, a number of different strategies for analog signal
generation have been published for the last years [1–7,
9, 10,12,14,15,18].
Classical approaches for the on-chip generation of
sinusoidal test stimuli can be roughly classified into the
two categories depicted in Fig. 1: closed-loop genera-
tors, which consists of a filtering section with a non-
linear feedback mechanism [1,4,12], and open-loop gen-
erators, which are based on a digital pattern genera-
tor followed by a D/A conversion and a filtering stage
[2, 5, 14].
Concerning closed-loop oscillators, the quality of the
generated signal depends strongly on the linearity and
selectivity of the filter and the shape of the non-linear
feedback function. Highly selective filters and smooth
non-linear feedback functions are needed for the genera-
tion of low-distorted sinusoids. These two requirements
usually make the design of this family of generators a
challenging task.
On the other hand, typical open-loop generators,
based on the D/A conversion and filtering of a stored
digital pattern, bring the advantage of a digital in-
terface for control and programmability tasks. In this
case the linearity of the generator is affected by two
main sources: the D/A converter and the output ana-
log filter. Digital techniques have been proposed for
canceling harmonic components at the output of the
DAC by measuring these unwanted components and
pre-distorting the input codes of the DAC accordingly
[9, 10, 15]. These techniques require a precise measure-
ment of the distortion components, and a DAC with
a high enough resolution to handle the pre-distorted
codes. With regard to the output filter, its order has to
be high enough to cancel the out-of-band quantization
noise (which may be cumbersome for techniques based
on Σ∆ modulation such as the works in [5,14]), and in
any case the linearity of the filter will limit the linearity
of the generated output signal.
Some recent proposals for sinusoidal signal genera-
tion combine a closed-loop oscillator and a harmonic
cancellation technique to provide highly linear sinu-
soidal signals [6, 7, 18]. These techniques are based on
the fact that adding time-shifted versions of a periodic
waveform it is possible to cancel some of the harmonic
components in the original waveform. The generation
strategy proposed in [6] combines time-delayed versions
of a square-wave signal provided by a digital ring os-
cillator. As a result of this combination low-frequency
harmonics are canceled, while high frequency harmonics
are later attenuated by a passive RC filter. The linear-
ity of the generated signal is limited in this case by the
accuracy of the timing and the mismatch in the compo-
nents that perform the combination of the time-delayed
signals.
On the other hand, the approach in [7, 18] is based
on combining the outputs of a phase-shift oscillator.
The work demonstrates that by properly weighting and
summing the output signals of a phase-shift oscillator, it
is possible to obtain sinusoids with a very low harmonic
distortion. Good linearity figures are demonstrated us-
ing discrete on-board prototypes. However, moving the
technique to an on-chip implementation may be prob-
lematic due to the extensive use of analog processing,
which would demand large on-chip resources and power
consumption.
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Fig. 2 Conceptual block diagram of a sine-wave generator
with harmonic cancellation. Each xi(t) is a time-delayed ver-
sion of the same sine-wave
As an alternative, the technique presented by the
authors in [3] makes use of a similar harmonic cancella-
tion strategy, but instead of employing an oscillator, we
propose to use the efficient methodology for sine-wave
generation presented in [2]. This generation technique
is based on a low-order modified analog filter with a DC
input and programmable input elements, in such a way
that the filter performs signal generation and filtering
of the unwanted spectral components at the same time.
Harmonic cancellation is achieved by digitally program-
ming the input elements at no extra cost. The present
work is an extended and improved version of the previ-
ous one in [3].
3 Theoretical basis
Figure 2 shows a conceptual block diagram of a signal
generator with harmonic cancellation. It is composed of
a set of n matched sinusoidal signal generators that pro-
vide time-delayed versions of the same sinusoidal sig-
nal. The set of time delayed signals xi(t) are added to
provide harmonic cancellation on the output sine-wave
signal y(t). Let us discuss each stage in this conceptual
diagram separately.
3.1 Harmonic cancellation
Harmonic cancellation is a classical linearization method
based on combining time-delayed versions of a periodic
signal. This technique has been successfully employed in
different applications, such as polyphase networks [11]
and push-push and triple-push oscillators [16, 17]. Our
proposed sine-wave generator takes advantage of this
strategy for improving the spectral purity of the gen-
erated sinusoidal signal above the performance of the
individual matched generators in Fig. 2.
Let us consider signal x1(t) generated by the first
of the matched basic generators in Fig. 2. Signal x1(t)
is a periodic signal that can be expressed as a Fourier
series expansion,
x1(t) =
∞∑
k=1
Ak cos(kω0t+ ϕk) (1)
where Ak and ϕk are the amplitude and phase of har-
monic component k in signal x1(t), respectively, and ω0
is the fundamental frequency of x1(t).
Let us consider a time-shifted version of signal (1),
x1(t+∆t) =
∞∑
k=1
Ak cos(kφ) cos(kω0t+ ϕk) (2)
−
∞∑
k=1
Ak sin(kφ) sin(kω0t+ ϕk)
where φ = ω0∆t is the applied phase shift. Let us accept
for the sake of the argument that each matched gener-
ator in Fig. 2 can be clocked to generate time-shifted
versions of the same sinusoidal signal with different de-
lays ∆ti, and let us now define signal y(t) as the sum,
y(t) = x1(t) +
p∑
i=1
[x1(t+∆ti) + x1(t−∆ti)] (3)
where the n−1 additional generators in Fig. 2 are used
to provide p = (n− 1)/2 pairs of signals of opposite de-
lays, ∆ti and −∆ti, respect to signal x1(t). From equa-
tions (1), (2), and (3) it can be derived,
y(t) =
∞∑
k=1
Ak
[
1 + 2
p∑
i=1
cos(kφi)
]
cos(kω0t+ ϕk) (4)
where φi = ω0∆ti. That is, as a result of combining
time-shifted versions of the original signal x1(t) with
opposite time-shifts, we can build a signal y(t) whose
spectral content is that of signal x1(t) scaled by coeffi-
cients 1 + 2
∑p
i=1 cos(kφi). If phase-shifts φi are prop-
erly selected such that these coefficients are small for a
given k, unwanted harmonic components in y(t) can be
attenuated or completely cancelled. Equation (4) holds
whenever there is a perfect matching between the indi-
vidual generators. In other words, the linearity of signal
y(t) will not depend on the non-linearity of each indi-
vidual generator, but on their matching.
3.2 Basic sine-wave generation technique
Let us consider now each individual sinusoidal genera-
tor in the diagram in Fig. 2. Our proposed signal gen-
erator is a modified linear system, as the one concep-
tually depicted in Fig. 3, whose input stage has been
adapted to provide a programmable gain. Let us con-
sider a generic n-th order linear system with one input
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Fig. 3 Conceptual block diagram of our basic sinusoidal sig-
nal generation
u(t) and one output x(t). The functionality of this sys-
tem can be described in terms of its state variables,
[z(t)], as
[z˙(t)] = [a] [z(t)] + [b(t)]u(t) (5)
x(t) = [c] [z(t)] + d(t)u(t)
where [z(t)] is a n × 1 column vector, coefficient [a] is
an n × n matrix, coefficient [b(t)] is an n × 1 column
vector, coefficient [c] is a 1×n row vector, and coefficient
d(t) is a scalar. Due to the programmable nature of the
input elements of the system, coefficients [b(t)] and d(t),
which link the input to the core of the system, are time
dependent.
Let us consider the particular case,
[b(t)] = [b] f(t) (6)
d(t) = d× f(t)
u(t) = u
where [b], d, and u are constants and f(t) is a time-
dependent, externally controlled function. This partic-
ular case represents a system, excited by a DC level,
whose input elements vary in time according to a given
function f(t), as it is depicted in Fig. 3. Using the
Laplace transform, it can be derived from (5) that,
X(s) = H(s) {F (s)⊗ u} = uH(s)F (s) (7)
x(t) = h(t)⊗ {f(t)u} = u {h(t)⊗ f(t)}
where capital letters denote the Laplace transform, op-
erator⊗ stands for convolution product,H(s) is a trans-
fer function of value,
H(s) = [c] {s [I]− {a]}−1 [b] + d, (8)
function h(t) is the inverse Laplace transform of H(s),
and I is the n× n identity matrix.
From (7) it is clear that the system, as response to a
constant input u, delivers an output signal x(t) which is
the function f(t) processed accordingly to the impulse
response h(t) and scaled by a factor u. Let us remember
at this point that function f(t) represents the externally
controlled variation of the input elements of the system.
Then, if we build an array of programmable input ele-
ments weighted as the values of a sampled sinusoid and
we connect these input elements sequentially to the sig-
nal path as depicted in Fig. 3, equation (7) means that
the output of the system will then be a filtered and
scaled version of the sampled sinusoid defined by the
sequentially-connected input elements.
Selecting properly the impulse response h(t) and
the number of programmable levels in f(t), it has been
proved that this strategy can be used to implement ef-
ficient and precise sinusoidal generators [2]. In particu-
lar, in [2] we shown that low-pass filter stages are very
convenient for this application, given that the main har-
monic component in f(t) is placed in the passband, and
the rest of undesired components in the rejection band
of the filter. However, the linearity of the generated
signal depends on the accuracy of the programmable
sine-weighted input levels: in general, these weights are
non-integer real numbers, but their implementation is
naturally limited by the fabrication process resolution.
As it will be shown in this paper, the application of har-
monic cancellation techniques greatly relaxes the input
step precision requirements, enabling practical feasibil-
ity of highly linear generators.
4 Practical implementation
The proposed generator with harmonic cancellation takes
advantage of the previous analytical results. Thus, ac-
cording to (4) a practical design should combine 2p+ 1
sinusoidal signals with precise delays tuned for cancel-
ing unwanted harmonic components. This section ex-
plores a methodology for performing this combination
efficiently using the proposed basic sine-wave generator.
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4.1 Merging signal generation and harmonic
cancellation
A direct implementation of the generator based on the
conceptual block diagram in Fig. 2 is clearly not prac-
tical. The use of 2p + 1 matched generators is costly
in terms of power and silicon area. Additionally, any
mismatch between the generated signals would have a
negative impact in the harmonic cancellation. Instead
of that, we propose to perform the harmonic cancella-
tion (3) at the input of a single basic generator by tak-
ing advantage of its programmable input levels. This
way, harmonic cancellation and analog filtering of the
generated signal are combined on a single block. Our
design objective is then to use harmonic cancellation
for attenuating low-order harmonic components, while
higher order ones are attenuated by the filter itself. Let
us consider harmonic cancellation and filtering sepa-
rately.
Harmonic cancellation : Let us consider the sequence
of discrete-time samples fq defined by the programable
input elements of the basic generator in Fig. 3,
fq = sin
(
q
2pi
N
)
q = 0, 1, 2, ... (9)
where N is the number of steps in one period of the
step-wise sinusoid, and amplitude values have been nor-
malized for simplicity.
Let us define fq+m and fq−m as shifted versions of
fq,
fq±m = sin
(
(q ±m)2pi
N
)
q = 0, 1, 2, ... (10)
where m is an integer number, 1 ≤ m ≤ N/2.
To enable harmonic cancellation, we propose to mod-
ify the programmable input elements in the basic gen-
erator to perform, at the generator input, the sum,
fy = fq +
∑
m
[fq−m + fq+m] (11)
which is analogous to (3). The set of samples fy de-
scribes also a periodic function with N samples per
period. If we assume p different m values, then each
sample in fy is the sum of 2p+ 1 terms.
An interesting property is that if the ratio m/N
is chosen to assure that fq 6= fq+m 6= fq−m for each
q, then each element in sequence fy can be generated
by summing 2p + 1 different elements of the original
sequence fq. This property can be exploited for an ef-
ficient implementation of the generator: samples in fy
can then be generated using the original array of input
elements by connecting 2p+ 1 different input elements
to the signal path simultaneously. In addition, as we are
effectively reusing the same elements for defining fq and
fq±m, their matching is ensured by construction.
The previous analysis shows that it is possible to
include harmonic cancellation at the input array of pro-
grammable elements in our basic generator. However,
in a practical implementation, the choice of parameters
p, m, and N should be carefully considered.
Let us consider firstly the choice of parameter p,
that is, how many signals are going to be combined in
order to implement the harmonic cancellation scheme.
Combining a high number of signals would allow the
cancellation of different harmonic components at the
same time, as it is demonstrated in [7], but this would
also increase the complexity of the input stage of the
generator. Given that our generator is intended for on-
chip test applications, increasing the complexity –which
in turn may increase the overhead– is to be avoided. Our
choice in this work is the simplest structure, p = 1, that
requires the addition of a single pair of delayed signals.
Secondly, the shift, m, has to be determined. Two
main constraints have to be taken into account to com-
ply with our design objectives: the delay should be cho-
sen in order to cancel the most significant low-order
harmonic component in fq, and the ratio m/N should
be chosen to assure that fq 6= fq+m 6= fq−m for each
q in order to simplify the design of the array of in-
put elements. Concerning the choice of the delay, it
can be easily proved that the lowest-order, most sig-
nificant harmonic component in fq, assuming a fully-
differential implementation and uniform random errors
in the samples, is the third-order harmonic distortion
component [2] . From (4), it is straightforward to de-
duce that a phase-shift of ±2pi/9 will cancel the third
harmonic distortion. Taking into account the require-
ment fq 6= fq+m 6= fq−m for each q, we can build these
phase-shifts with a shift m = ±2 using step-wise sine-
waves with N = 18 steps per period. The choice of
an 18-step sine-wave is also in agreement with the de-
sign guidelines given in [2] for the basic generator: a
18-step sine-wave can be build with an array of only 4
different input elements, which leads to efficient imple-
mentations.
Filtering : After harmonic cancellation, higher order
harmonic components will be attenuated by the gener-
ator itself according to equation (7). Then, regarding
the system transfer function H(s), we need to match
its shape to the frequency of interest in the applica-
tion. In this sense, a low-pass shape is clearly the most
convenient whenever the main harmonic of fy is in the
passband and any unwanted spectral components are
in the rejection band.
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A benefit of the harmonic cancellation technique is
that the lowest-order significant harmonic can be can-
celled, so the requirements on the transfer function in
terms of attenuation can be relaxed, and hence low-
order filters can be used without penalizing the linearity
of the output.
4.2 Estimation of performance limits
This section explores, by means of numerical simula-
tions, the performance figures that can be obtained by
the proposed sinusoidal signal generator, and the design
trade-offs affecting these figures. Thus, from our previ-
ous analysis it should be clear that the main perfor-
mance limitations of the proposed approach are given
by the realization of precise step levels for fq, the se-
lected linear system H(s), and the effectiveness of the
proposed harmonic cancellation strategy.
Other limiting factors, such as the non-linearity or
the noise characteristics of the selected linear system
are related to each particular implementation, and not
to the proposed generation strategy itself. These contri-
butions can be added a posteriori over our behavioral
simulation results, once that a specific implementation
for the linear system has been set. For this reason,
these contributions related to a particular implemen-
tation will not be considered in this section.
The performance of the proposed generation strat-
egy has been analyzed in terms of THD. Our analysis
considers an 18-step sine-wave for sequence fq with ran-
dom errors in the values of its steps. In a particular im-
plementation, these errors will emerge from mismatches
between devices, process variations, etc. Concerning the
system transfer function, H(s), our analysis considers a
fully-differential low-pass second-order filtering section
with a relatively low value of the quality factor, Q = 5.
The main tone in fq has been made coincident to the
corner frequency of the filter, so higher order harmonics
will lay in the rejection band.
Regarding the harmonic cancellation scheme, we are
going to explore all possible pairs of integer delays, ±m,
for our 18-step sine-wave fq, i. e. from m = 0, which
means no harmonic cancellation applied, to m = ±9.
According to equation (4), this means that after com-
bining fq + fq−m + fq+m, the magnitude of each har-
monic component Ak in the original 18-step sine-wave
fq is going to be scaled by a factor ‖1 + 2 cos(k 2pim18 )‖,
where k is the index of each harmonic component and
m is the integer shift applied to the delayed sequences
fq±m. Table 1 lists the values of these scale factors for
each value of k and m.
Taking into account that the generated signal will
be filtered by a second-order low-pass filter, it is ad-
Table 1 Scaling factors for each harmonic component Ak as
a function of the integer delay m
delay m A1 A3 A5 A7 A9
1 2.9 2 0.6 0.5 1
2 2.5 0 0.8 1.3 3
3 2 1 2 2 1
4 1.3 0 2.5 0.8 3
5 0.6 2 0.5 2.9 1
6 0 3 0 0 3
7 0.5 2 2.9 0.6 1
8 0.9 0 1.3 2.5 3
9/0 1 1 1 1 1
Fig. 4 THD of the generated sinusoid as a function of the
integer shift m for a) 1% maximum error level, and b) 5%
maximum error level
vantageous to concentrate the effects of the harmonic
cancellation in the lowest order harmonic components.
Thus, from Table 1 the case m = ±2 seems to be the
most appropriate since the third harmonic is canceled,
the fifth is attenuated, and although the seventh and
ninth components are amplified, they will be attenu-
ated by the low-pass filtering. For m = ±4 or m = ±8,
the third harmonic is also canceled but the fifth is am-
plified. In addition, the power of the fundamental tone
is also reduced with respect to the m = ±2 case.
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Fig. 5 THD of the generated sinusoid vs. error level in the
input elements, with and without harmonic cancellation
In order to verify our assumptions we performed a
set of statistical numerical simulations using maximum
errors of 1% and 5% in the levels of the step-wise sine-
wave fq. Figure 4 shows the obtained average perfor-
mance in terms of THD, after 1000 runs of the exper-
iment, as a function of the integer delay, m, employed
for the harmonic cancellation. Error bars show the ob-
tained ±1σ variation interval for each point.
As it was expected, best performance is obtained
for integer shift m = ±2, which corresponds to a delay
of ±2pi/9 and the cancellation of the third harmonic
component. Very low THD figures can be obtained even
with a 5% error level.
In order to make a comparison to the performance of
the basic generator without harmonic cancellation, Fig.
5 shows the obtained average performance in terms of
THD as a function of the error in the step levels for
both the basic generator and the generator with har-
monic cancellation. Results were obtained again by nu-
merical statistical simulation. A total of 1000 instances
of the generator were created to compute each data
point. In both cases, the base sequence fq was set to
a 18-step sine-wave, and a second-order low-pass filter
with Q = 5 was employed. A delay of m = ±2 was
used in the harmonic cancellation case. THD figures
are greatly improved due to the application of the har-
monic cancellation technique. As it can be seen in Fig.
5, THD is boosted around 16dB.
From a designer point of view, Fig. 5 shows how the
accuracy requirements of the step levels can be greatly
relaxed due to the application of harmonic cancellation.
Thus, for example, a target THD of −90dB would re-
quire an accuracy of 0.5% for the generator without
cancellation, while with the addition of harmonic can-
cellation, an accuracy of 4.5% is enough to get the same
performance.
The dispersion on the THD value is relatively high,
with a standard deviation in the order of 5dB. However
Fig. 6 Statistics of THD improvement: a) Histogram of the
THD improvement; b) corresponding Cumulative Density
Function
some care must be taken to properly interpret this da-
tum. Indeed, it is logical to suppose that the THD of the
generators with and without cancellation are highly cor-
related. To get more insight into this issue, Fig. 6 shows
the histogram and the associated Cumulative Density
Function (CDF) of the THD improvement obtained by
harmonic cancellation for the 1000 generators simulated
at the 1% error level. We first observe the distribution
is not Gaussian. This could be expected since the THD
is expressed in decibels. In a worst case scenario, the
minimum improvement observed for these 1000 trials is
6dB, while the CDF plot shows that the median value
is around 16dB. The best observed improvement can be
as high as 50dB at the tail of the CDF. Similar simu-
lations have been carried out for different error levels
with no significant differences.
Obtained results suggest that the application of the
harmonic cancelation technique not only improves the
linearity of the original generator, but it also reduces
the impact of random errors in the input elements. This
is an advantage compared to previously presented gen-
erators using harmonic cancelation such as [6, 7, 18].
These previous works are based on matching different
stages for the generation of time-delayed signals, so any
mismatch between the stages has a negative impact on
the harmonic cancellation. In our proposed generator
8 Manuel J. Barragan et al.
Table 2 Normalized capacitor values
CA CB CC CD CF CI
5.15 14.26 1 2.89 1.02 1
the three time-delayed signals used for harmonic cancel-
lation are built simultaneously from the same elements,
reducing this way the influence of mismatch.
5 Design
In order to show the feasibility of the proposed gener-
ation technique, we have designed a demonstrator in a
standard 180nm CMOS technology. Figure 7 shows the
system level block diagram of the generator. The design
has been derived from a Fleischer-Laker biquad [8] in a
fully-differential low-pass configuration. This discrete-
time system operates with two non-overlapping clock
phases φ1 and φ2. Table 2 lists the normalized capaci-
tor values of the filter core, which correspond to a peak
gain of 0 dB, a pole quality factor Q = 5, and a cor-
ner frequency placed at one-eighteenth of the clock fre-
quency. The proposed design has been optimized for
minimizing capacitance spread and the unit capacitor
value is 103fF.
The only modification with respect to the original
filter is that the input capacitor has been replaced by
a switching scheme controlled by signal φin and a pro-
grammable capacitor that is composed by an array of
four capacitors CIi weighted as,
CIi = CI sin
(
i
2pi
18
)
i = 1, 2, 3, 4. (12)
The realization of irrational sinusoidal weights in
(12) was a cumbersome point in the design of the basic
generator [2] (without harmonic cancellation) because
a high accuracy was required in the definition of these
sinusoidal steps. One of the advantages of the introduc-
tion of the harmonic cancellation technique is that the
new generator has a high tolerance to errors in the step
levels, as it can be deduced from Figures 4 and 5. Hence,
for the design of this prototype each of the sinusoidal
weights has been approximated to a close –and easier
to integrate– rational value.
The input programmable array is controlled by sig-
nals ci, i = 1, ..., 4 and φin as depicted in Fig. 7 and
excited by a DC signal u. Under these operating condi-
tions, the input array feeds to the core of the filter the
sum of three 18-step sinusoids, with phases 0, +2pi/9,
and −2pi/9, enabling signal generation and harmonic
cancellation in a single block.
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Fig. 8 Amplifier gain versus output voltage
Table 3 Amplifier characteristics
Parameter Value
Gain 57 dB
Gain Bandwidth product 192 MHz
Phase margin 82o
Slew-rate 132 V/µs
Output range ( -3 dB) 1.4 Vpp
Given that, by construction, the peak frequency of
the filter core is one-eighteenth of the clock frequency,
the output signal frequency and the peak frequency
are coincident by design. In this way, non-desired high-
order harmonics are pushed to the rejection band of
the filter. Also, in this arrangement, the frequency of
the generated signal can be easily programmed to ac-
commodate the output stimulus to a particular appli-
cation by scaling the clock frequency. The amplitude of
the generated stimulus, on the other hand, can be also
programmed by scaling the reference input voltage u.
The amplifiers have been designed using a one-stage
folded-cascode fully-differential architecture. This kind
of structure offers a good trade-off between gain, band-
width, and design complexity, while its main drawback
is a limited output swing due to the cascode elements.
The main characteristics of the designed amplifier can
be found in Table 3. The output range is computed for a
3dB loss with respect to the maximum gain as depicted
in Fig. 8.
The phase generator is based on a classical NAND
feedback loop with a chain of inverters. This circuit
has been designed to guarantee non-overlapped clock
phases φ1 and φ2 under worst-case process variations.
Other effects, such as alterations in the duty cycle or
jitter noise, play a less important role in the perfor-
mance of the proposed switched-capacitor implementa-
tion, provided always that signals are correctly settled.
Concerning the switches, typical CMOS switches
have been adopted and they have been sized for mini-
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Fig. 7 a) Programmable input capacitor; b) SC implementation of the proposed generator technique; c) Master clock and
control signals for three phase-shifted sinusoids of phases 0, +2pi/9, and −2pi/9
Fig. 9 Layout view of the sinusoidal generator with har-
monic cancellation
mizing clock feedthrough. Fig. 9 shows the layout view
of the complete generator in the selected 180nm CMOS
technology. It occupies an area of 160µm × 260µm ,
and it drains a power of 3.24mW operating at 20MHz
clock frequency. These figures include also an integrated
phase generator, that occupies 50µm×20µm and drains
48µW
6 Simulation results
In this section we present simulation results obtained
including all the parasitics extracted from the layout.
Let us first check the performance limits of the pro-
totype. In order to check the maximum amplitude of
the generator, we set the clock frequency at 20MHz,
which leads to a sine wave at approximately 1.11MHz,
an varied the reference voltage (quoted u in Fig. 7) sam-
pled by the input capacitor array in order to change
the amplitude of the generated sine-wave. The Total
Harmonic Distortion (THD) was computed from the
Fourier Transform of the output signal. Figure 10 dis-
plays the obtained results. A degradation is observed
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Fig. 10 Total Harmonic Distortion versus sine amplitude
beyond 1.2Vpp, which is obviously due to the limited
output range of the amplifiers. This result is coherent
with the 3dB output range of the amplifier in Table 3.
For the dynamic behavior of the circuit, we fixed the
output amplitude to approximately 800mVpp, which is
close to the THD minimum value obtained in Fig. 10,
and varied the master clock frequency. This automat-
ically varies the fundamental frequency since the fre-
quency ratio is fixed to 1/18 by design.
Figure 11 shows the obtained THD versus frequency.
We observe a degradation beyond 10MHz and a peak
THD value slightly below −80dB. This confirms that
our amplitude simulation at 20MHz was only marginally
affected by dynamic errors. Once again, this result is
coherent with the gain-bandwidth product of the am-
plifier in Table 3. The amplifier settling time constant
is 9.6 times smaller than half a clock period at 10MHz
but only 4.8 times at 20MHz.
The performance in the process corner is summa-
rized in Table 4. It can be seen that the performance
for a clock frequency at 20MHz and an amplitude of
800mVpp is limited in the slow NMOS slow PMOS cor-
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Fig. 11 Total Harmonic Distortion versus clock frequency
Table 4 Process corner
Corner type Typ fNfP fNsP sNfP sNsP
THD @20MHz 76dB 76dB 74dB 77dB 65dB
THD @10MHz 80dB 77dB 79dB 80dB 77dB
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Fig. 12 THD histograms of MonteCarlo process simulation
with and without harmonic cancellation
ner. The results seen in Figure 11 suggest that this is
a dynamic limitation. This is confirmed by a second
corner simulation run at 10MHz.
To further quantify these trends, we performed a 30
MonteCarlo process simulations, both at 10MHhz and
20MHz. The results are almost identical for the gen-
erator without cancellation because the performance-
limiting factor is not the filter distortion but the ca-
pacitor inaccuracies, so we only represent one of the
two histograms. On the other hand, the generator with
cancellation exhibits a mean THD of -79.5dB, with a
standard deviation of 0.33 dB at 10MHz and 75 dB
with a standard deviation of 1.4dB at 20MHz.
Figure 13 shows the evolution of THD with temper-
ature for an amplitude of 800mVpp and for clock fre-
quencies of 10MHz and 20MHz. A performance degra-
dation is observed at high temperatures for the clock
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Fig. 13 Total Harmonic Distortion versus Temperature
set at 20MHz which is coherent with the slow corner
degradation.
In order to validate the benefits of the harmonic
cancellation scheme, we performed several Monte Carlo
mismatch simulations using the mismatch models pro-
vided in the Process Design Kit. The amplitude is set
to 400mVpp and the clock frequency to 10MHz. This
design point is deliberately more conservative than the
maximum performance point because we want to con-
centrate on effects of capacitor inaccuracy.
The first simulation was performed with the har-
monic cancellation enabled and the second one with the
harmonic cancellation disabled. The prototype has been
designed with roughly approximated capacitor ratios.
Actually, the standard deviation of the errors in the ca-
pacitors of the input bank is equivalent to a maximum
error level of approximately 14% in Fig. 5. This equiv-
alence is only an approximation, since the capacitors
values in the experiment of Fig. 5 were drawn from a
uniform random distribution while here we have a sin-
gle particular case. To complete the validation and be
as fair as possible, that is to say to compare the proto-
type to the best possible matched design, we adjusted
the input capacitor values to the limit of the layout
grid and performed a third Monte Carlo run. Take into
account that this simulation of the schematic does not
include any possible edge effects that would appear in
a real fabrication process.
Figure 14 shows the results of three Monte Carlo
mismatch simulations. It can be seen that the circuit
with the proposed harmonic cancellation consistently
achieves a THD that is 16dB lower than without the
proposed scheme, in perfect agreement with the theo-
retical results of Fig. 5. Compared to the generator with
the capacitors somewhat ideally matched to the limit of
the grid accuracy, the proposed technique still achieves
a significant 10dB improvement. The dispersion of the
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Fig. 14 Monte Carlo simulation of mismatch effects on THD,
a) with harmonic cancellation and 14% capacitor errors, b)
without harmonic cancellation and 14% capacitor errors, c)
without harmonic cancellation and residual layout grid errors.
THD can be explained in part by the mismatch varia-
tions of the capacitors but also by second order effects
that gain relevance at lower THD levels. Anyhow, it
appears that systematic inaccuracies clearly dominate
the degradation here, even for the best-matched case.
We can thus affirm that proposed harmonic cancel-
lation scheme is much less sensitive to the mismatch of
the input capacitors and allows to push the linearity
beyond the technological limits of generators without
harmonic cancellation.
Finally, Table 5 shows a comparison to some re-
cently proposed solutions for analog sinusoidal signal
generation. The selected signal generators are compared
in terms of area, linearity, power consumption, and out-
put swing. Rather than a direct comparison, Table 5 is
aimed to put the obtained results into perspective. In-
deed, it is not possible to establish which approach is
the best without taking into account at the same time a
particular application scenario. Keeping that in mind,
the best performance in terms of linearity is achieved
by the phase-shift oscillator with harmonic cancellation
in [7]. However, this generator employs extensive ana-
log hardware resources, so its application is intended
for an on-board implementation rather than for inte-
gration into a BIST strategy. Also, the operation of
the presented prototype is limited to low-frequency and
high supply voltage operation. The time-mode oscilla-
tor with harmonic cancellation in [6] has the highest op-
eration frequency among the considered solutions, but
its output swing is limited, and the required area of
the proposed implementation, that includes a multiple-
input passive network for harmonic cancellation and
filtering, is comparatively high. The work presented in
this paper is a clear improvement with respect to our
previous one in [2] in all aspects, and compared to the
works in [6, 7] it offers the widest output swing and
smallest area, while linearity figures are comparable.
In terms of hardware resources, our proposed imple-
mentation is also comparatively advantageous. It only
requires a second-order linear stage that can be effi-
ciently implemented with two integrators. The approach
in [7] employes a chain of integrators (three or five, de-
pending on the implementation) followed by an active
analog adder and a complete output filter. The proposal
in [6], on the other hand, proposes an efficient all-digital
implementation of the individual signal phases, but the
passive network used for adding and filtering these sig-
nal phases for harmonic cancellation penalizes the over-
all area.
7 Conclusions
This work presented a novel technique for the genera-
tion of highly linear analog sinusoidal signals using a
harmonic cancellation technique. The proposed gener-
ator is based on a modified low-order analog filter with
a DC input and programmable input elements, in such
a way that the filter performs signal generation, har-
monic cancellation and filtering of the unwanted com-
ponents. The harmonic cancellation technique not only
improves the linearity of the output signal, but it re-
laxes the design of the filter and the required accuracy
of the programmable input elements.
An integrated prototype has been developed in a
180nm CMOS technology to show the feasibility of the
technique. Post-layout electrical simulation results show
a significant improvement in the linearity of the gener-
ated signal with respect to the generator without har-
monic cancellation. Compared to other reported gener-
ators based on the harmonic cancellation principle, our
approach is, by construction, less sensitive to mismatch
and requires less hardware resources, while it achieves
comparable linearity figures, making the presented gen-
erator very suitable for built-in test applications.
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